



ulm university universität  
**uulm**



Giuseppe Oliveri | 08/10/2015 | 2015 Wireless Innovation Forum  
European Conference on Communications Technologies and  
Software Defined Radio | Erlangen (Germany)

## Advanced Low Power, High Speed Nonlinear Signal Processing An Analog VLSI Example

# Outline

- Introduction
  - Analog-Assisted Digital
  - The Equalizer Example
  - Transmission Model
  
- 4-Neurons Fully Adaptive Vector Equalizer
  - Recurrent Neural Networks
  - Time Domain Equalization
  - BER Surfaces and Curves
  
- Design
  - Schematic
  - Layout
  - Measurements
  
- Conclusions
  - Summary
  - Outlook

# Introduction

## Introduction

- ☐ Analog-Assisted Digital
- ☐ The Equalizer Example
- ☐ Transmission Model

## 4-Neurons Fully Adaptive Vector Equalizer

- ☐ Recurrent Neural Networks
- ☐ Time Domain Equalization
- ☐ BER Surfaces & Curves

## Design

- ☐ Schematic
- ☐ Layout
- ☐ Measurements

## Conclusions

- ☐ Summary
- ☐ Outlook

# Analog-Assisted Digital

## Digital


Flexibility;  
Fast implementation of complex algorithms.

A/D – D/A needed;  
Speed and power bottlenecks.

## Analog

No A/D – D/A and no quantization error;  
Computational speed;  
Energy efficiency.

Effort to introduce adaptivity/scalability;  
Noise, linearity, process variation;  
Layout challenges.



## Digital solutions

- Low-power microprocessors;
- Top-10 Green500 – June 2015;
- Top-10 Top500 – June 2015.

## Analog solution



$P_{\text{stat}} = 35 \text{ mW}$ ; Throughput = 16 Gbps.

\*Throughput calculation for an equalization:  
10 Iterations, 8 Operations per iteration, 1 Clock per operation.


## The Equalizer Example

Reliable communication	Equalization	<i>Improve the performance in frequency selective channels.</i>
	Vector-valued transmission model	<i>Analyze all the different types of interference present in the system.</i>
Low power	Complexity	<i>Near-optimum, iterative schemes.</i>
	Analog VLSI technology	<i>No need for input quantization; Soft-exchange of information.</i>
High Speed	Recurrent neural networks	<i>Highly interconnected; Nonlinear, computationally complex.</i>
	Devices nonlinearities	<i>Profit from low-pass transfer function.</i>

## Vector-Valued Transmission Model



## Vector-Valued Transmission Model



- Valid model for linear modulation schemes as well as multiple access methods.
- Discrete-time channel matrix: whole link path between transmitted and received symbols.
- Communication link described by  $\mathbf{R}$  (more details are not needed).

$$\tilde{\mathbf{x}} = \mathbf{R} \cdot \mathbf{x} + \mathbf{n}_e,$$

$$\tilde{\mathbf{x}} = \underbrace{\mathbf{R}_d \cdot \mathbf{x}}_{\text{signal}} + \underbrace{\mathbf{R}_{\setminus d} \cdot \mathbf{x}}_{\text{interference}} + \underbrace{\mathbf{n}_e}_{\text{additive noise}},$$

$$\mathbf{R} = \underbrace{\mathbf{R}_d}_{\text{diagonal elements}} + \underbrace{\mathbf{R}_{\setminus d}}_{\text{non-diagonal elements}}.$$

# 4-Neurons Fully Adaptive Vector Equalizer

## Introduction

- ☐ Analog-Assisted Digital
- ☐ The Equalizer Example
- ☐ Transmission Model

## 4-Neurons Fully Adaptive Vector Equalizer

- ☒ Recurrent Neural Networks
- ☒ Time Domain Equalization
- ☒ BER Surfaces & Curves

## Design

- ☐ Schematic
- ☐ Layout
- ☐ Measurements

## Conclusions

- ☐ Summary
- ☐ Outlook



# Recurrent Neural Networks

## Continuous-time RNN

$$\gamma \cdot \frac{du(t)}{dt} = -u(t) + W \cdot v(t) + W_0 \cdot e,$$


$$v(t) = \varphi[u(t)],$$

$$\hat{v}(t) = \text{HD}[v(t)].$$

## Legend

- $t$ : time variable;
- $N$ : number of neurons (vector lengths);
- $\varphi(\cdot)$ : activation function (**tanh**( $\cdot$ ));
- $u(t)$ : inner state vector;
- $v(t)$ : output of the activation function;
- $\hat{v}(t)$ : hard decision output vector;
- $e(t)$ : external input vector;
- $\gamma$ : diagonal matrix ( $\gamma_{jj} = \tau_j = f[R_j, C_j]$ );
- $W$ : channel matrix weights' choice;
- $W_0$ : external inputs weights' choice.


## Resistance-capacitance model




## Time Domain Equalization

How the VE reaches stability, given a sequence of input vectors.

- $\mathbf{e}'$ : scaled external input vector;
  - RST: reset signal (acts as a sequencer);
  - $\mathbf{u}'$ : scaled inner state vector.
- 
- $\text{BER} = f[\mathbf{R}, E_b/N_0, t_e, t_{\text{RST}}]$ ;
  - $t_e$ : equalization time slot;
  - $t_{\text{RST}}$ : reset time slot.
- 
- $[t_{e,\min}, t_{\text{RST},\min}]$ : statistical optimization for best performance.




## Time Domain Equalization



## Time Domain Equalization


- Pseudo-random sequence (40 bits BPSK);
- $r_{ji} = 0.6, \forall i \neq j; \quad E_b/N_0 = 9 \text{ dB};$
- $\tau = 42 \text{ ps}; \quad t_e = 10 \cdot \tau; \quad t_{\text{RST}} = 5 \cdot \tau.$



-1+1+1-1	+1+1-1-1	-1+1-1+1	-1-1-1+1	+1+1+1+1	+1+1+1+1	-1-1-1+1	-1-1+1-1	-1-1-1+1	-1+1-1-1
----------	----------	----------	----------	----------	----------	----------	----------	----------	----------


## Time Domain Equalization

- Pseudo-random sequence (40 bits BPSK);
- $r_{ji} = 0.6, \forall i \neq j$ ;     $E_b/N_0 = 9$  dB;
- $\tau = 42$  ps;     $t_e = 10 \cdot \tau$ ;     $t_{RST} = 5 \cdot \tau$ .




-1+1+1-1	+1+1-1-1	-1+1-1+1	-1-1-1+1	+1+1+1+1	+1+1+1+1	-1-1-1+1	-1-1+1-1	-1-1-1+1	-1+1-1-1
----------	----------	----------	----------	----------	----------	----------	----------	----------	----------

Inputs to the vector equalizer




## Time Domain Equalization

- Pseudo-random sequence (40 bits BPSK);
- $r_{ji} = 0.6, \forall i \neq j$ ;  $E_b/N_0 = 9$  dB;
- $\tau = 42$  ps;  $t_e = 10 \cdot \tau$ ;  $t_{RST} = 5 \cdot \tau$ .




-1+1+1-1	+1+1-1-1	-1+1-1+1	-1-1-1+1	+1+1+1+1	+1+1+1+1	-1-1-1+1	-1-1+1-1	-1-1-1+1	-1+1-1-1
----------	----------	----------	----------	----------	----------	----------	----------	----------	----------

Inputs to the vector equalizer




Outputs of the vector equalizer




# Time Domain Equalization

- Pseudo-random sequence (40 bits BPSK);
- $r_{ji} = 0.6, \forall i \neq j$ ;  $E_b/N_0 = 9 \text{ dB}$ ;
- $\tau = 42 \text{ ps}$ ;  $t_e = 10 \cdot \tau$ ;  $t_{\text{RST}} = 5 \cdot \tau$ .




-1+1+1-1	+1+1-1-1	-1+1-1+1	-1-1-1+1	+1+1+1+1	+1+1+1+1	-1-1-1+1	-1-1+1-1	-1-1-1+1	-1+1-1-1
----------	----------	----------	----------	----------	----------	----------	----------	----------	----------


Inputs to the vector equalizer



Outputs of the vector equalizer



Recovered data stream after hard decision




# BER Surfaces and Curves

## Moderate Interference

$$\underline{\underline{\mathbf{R}_m}} = \begin{bmatrix} 1 & +0.60 & +0.60 & +0.60 \\ +0.60 & 1 & +0.60 & +0.60 \\ +0.60 & +0.60 & 1 & +0.60 \\ +0.60 & +0.60 & +0.60 & 1 \end{bmatrix}$$

$$t_{e,\min} = 3.67 \tau$$

$$t_{\text{RST},\min} = 1.33 \tau$$





## BER Surfaces and Curves



### Moderate Interference

$$\underline{\underline{\mathbf{R}_m}} = \begin{bmatrix} 1 & +0.60 & +0.60 & +0.60 \\ +0.60 & 1 & +0.60 & +0.60 \\ +0.60 & +0.60 & 1 & +0.60 \\ +0.60 & +0.60 & +0.60 & 1 \end{bmatrix}$$

$$t_{e,\min} = 3.67 \tau$$

$$t_{\text{RST},\min} = 1.33 \tau$$

Throughput: ~19 Gbps




# BER Surfaces and Curves

## High Interference

$$\underline{\underline{\mathbf{R}_h}} = \begin{vmatrix} 1 & +0.85 & +0.66 & -0.67 \\ +0.85 & 1 & +0.85 & -0.79 \\ +0.66 & +0.85 & 1 & -0.89 \\ -0.67 & -0.79 & -0.89 & 1 \end{vmatrix}$$

$$t_{e,\min} = 4 \tau$$

$$t_{\text{RST},\min} = 2 \tau$$



## BER Surfaces and Curves



### High Interference

$$\underline{\underline{\mathbf{R}_h}} = \begin{bmatrix} 1 & +0.85 & +0.66 & -0.67 \\ +0.85 & 1 & +0.85 & -0.79 \\ +0.66 & +0.85 & 1 & -0.89 \\ -0.67 & -0.79 & -0.89 & 1 \end{bmatrix}$$

$$t_{e,\min} = 4 \tau$$

$$t_{\text{RST},\min} = 2 \tau$$

Throughput: ~16 Gbps



# Design

## Introduction

- ☐ Analog-Assisted Digital
- ☐ The Equalizer Example
- ☐ Transmission Model

## 4-Neurons Fully Adaptive Vector Equalizer

- ☐ Recurrent Neural Networks
- ☐ Time Domain Equalization
- ☐ BER Surfaces & Curves

## Design

- ☒ Schematic
- ☒ Layout
- ☒ Measurements

## Conclusions

- ☐ Summary
- ☐ Outlook


## Schematic

### Transistor-level hardware implementation:

- 0.25  $\mu\text{m}$  IHP SiGe BiCMOS technology.

### Novelty:

- No A/D Converters for external inputs;
- No external capacitors;
- Sequencer: NMOS FETs.



# Schematic

## Legend:

- $u'_j$  : inner state of the  $j^{th}$  neuron;
- $e'_j$  : external input applied to the  $j^{th}$  neuron;
- $G_{ji}$  : weight configuration (from output of  $i^{th}$  to input of  $j^{th}$  neuron).

## Fully-differential circuit:


- $I_{ji} = I_{ji}^+ - I_{ji}^-$ ;  $I_{ji,w} = I_{ji,w}^+ - I_{ji,w}^-$ ;
- $I_j = I_j^+ - I_j^-$ ;  $I_o = I_o^+ - I_o^-$ ;
- $u'_j = u_j^+ - u_j^-$ ;  $e'_j = e_j^+ - e_j^-$ ;

## Scaling:

- $[\mathbf{u}'(t), \mathbf{v}'(t), \mathbf{e}'(t)] = S \cdot [\mathbf{u}(t), \mathbf{v}(t), \mathbf{e}(t)]$ .


$$\mathbf{Y} \cdot \frac{d\mathbf{u}'(t)}{dt} = -\mathbf{u}'(t) + \mathbf{W} \cdot \mathbf{v}'(t) + \mathbf{W}_0 \cdot \mathbf{e}',$$

$$\mathbf{v}'(t) = S \cdot \alpha \cdot \tanh\left(\frac{\beta \cdot \mathbf{u}'(t)}{S}\right).$$



### Attenuator and Gilbert cell:

$$I_{ji,w}(t) = w_{ji} \cdot I_{ji}(t).$$




## Schematic

**Attenuator:**

$$w_{ji} = f[G_{ji}] \in [-1, +1]$$

**Gilbert cell:**

$$I_{ji,w}(t) = w_{ji} \cdot I_{ji}(t)$$





## Schematic


### Attenuator and Gilbert cell:

$$w_{ji} = f[G_{ji}] \in [-1, +1];$$

$$I_{ji,w}(t) = w_{ji} \cdot I_{ji}(t).$$

### Summation nodes:

$$I_j(t) = \sum_{\substack{i=1 \\ i \neq j}}^N w_{ji} \cdot I_{ji}(t)$$



## Schematic

### Attenuator and Gilbert cell:

$$w_{ji} = f[G_{ji}] \in [-1, +1];$$


$$I_{ji,w}(t) = w_{ji} \cdot I_{ji}(t).$$

### Summation nodes:

$$I_j(t) = \sum_{\substack{i=1 \\ i \neq j}}^N w_{ji} \cdot I_{ji}(t)$$

### Inner state:

$$\tau \cdot \frac{du'_j(t)}{dt} = -u'_j(t) - R \cdot \sum_{\substack{i=1 \\ i \neq j}}^N w_{ji} \cdot I_{ji}(t) + e'_j$$



## Schematic

### Attenuator and Gilbert cell:

$$w_{ji} = f[G_{ji}] \in [-1, +1];$$

$$I_{ji,w}(t) = w_{ji} \cdot I_{ji}(t).$$


### Summation nodes:

$$I_j(t) = \sum_{\substack{i=1 \\ i \neq j}}^N w_{ji} \cdot I_{ji}(t)$$


### Inner state:

$$\tau \cdot \frac{du'_j(t)}{dt} = -u'_j(t) - R \cdot \sum_{\substack{i=1 \\ i \neq j}}^N w_{ji} \cdot I_{ji}(t) + e'_j$$


### Sequencer and buffers



## Schematic



*Sequencer*



*Buffer*

## Schematic

### Attenuator and Gilbert cell:

$$w_{ji} = f[G_{ji}] \in [-1, +1];$$

$$I_{ji,w}(t) = w_{ji} \cdot I_{ji}(t).$$

### Summation nodes:

$$I_j(t) = \sum_{\substack{i=1 \\ i \neq j}}^N w_{ji} \cdot I_{ji}(t)$$


### Inner state:

$$\tau \cdot \frac{du'_j(t)}{dt} = -u'_j(t) - R \cdot \sum_{\substack{i=1 \\ i \neq j}}^N w_{ji} \cdot I_{ji}(t) + e'_j$$

### Sequencer and buffers

### Differential pairs:

$$I_o(t) = -\frac{I_t}{(N-1)} \cdot \tanh\left(\frac{u'_j(t)}{2 \cdot V_t}\right)$$




## Schematic

Current from  $j^{th}$  neuron, directed the  $i^{th}$  neuron:

$$I_o(t) = -\frac{I_t}{(N-1)} \cdot \tanh\left(\frac{u_j'(t)}{2 \cdot V_t}\right) = I_{ij}(t)$$

Inverting the indexes, the feedback current  $I_{ji}(t)$  to the  $j^{th}$  neuron, coming from the  $i^{th}$  neuron can be found.



## Schematic

What we obtain:

$$\Upsilon \cdot \frac{d\mathbf{u}'(t)}{dt} = -\mathbf{u}'(t) + \mathbf{W} \cdot \mathbf{v}'(t) + \mathbf{e}',$$

$$\mathbf{v}'(t) = \frac{R \cdot I_t}{N - 1} \cdot \tanh\left(\frac{\mathbf{u}'(t)}{2 \cdot V_t}\right).$$


Dynamical behavior of the RNN:

$$\Upsilon \cdot \frac{d\mathbf{u}'(t)}{dt} = -\mathbf{u}'(t) + \mathbf{W} \cdot \mathbf{v}'(t) + \mathbf{W}_0 \cdot \mathbf{e}',$$

$$\mathbf{v}'(t) = S \cdot \alpha \cdot \tanh\left(\frac{\beta \cdot \mathbf{u}'(t)}{S}\right).$$



Equivalence:

- $\mathbf{W}_0 = \mathbf{I}$ ;
- $\alpha = 1 \text{ V}$ ;
- $S \cdot \alpha = (R \cdot I_t)/(N - 1)$ ;
- $\beta = S/(2 \cdot V_t)$ .




## Single neuron: PCB layout

PCB: (32 x 36) mm<sup>2</sup> on Roger © 3003




Embedding:

- Ideal lumped components;
- Transmission lines;
- Capacitors to ground at the Pads.





## Single Neuron: Measurements




Hyperbolic tangent slope


$$\varphi[\mathbf{u}(t)] = \alpha \cdot \tanh(\beta \cdot \mathbf{u}(t))$$

$$\beta_{\text{opt}} \geq 3 \text{ V}^{-1} \quad \beta_{\text{sim}} = 3.87 \text{ V}^{-1} \quad \beta_{\text{meas}} = 3.47 \text{ V}^{-1}$$





## Single Neuron: Measurements



## Equalizer: Chip Layout




- Chip area:  $(1.49 \times 0.46) \text{ mm}^2$
- 30 pads (4 grounds)
- Power consumption: 35 mW

-  External inputs (differential)
-  Buffered outputs (differential)
-  Weights control
-  Reset



## Equalizer: Active Area Layout



- ~ 170 transistors / 4 neurons
- Transistors ~  $N^2$
- Feedbacks ~  $N^2$


- Differential amplifiers and Gilbert cells
- Weight configuration
- Load and buffers
- Integrated reset function

## Measurements

$$\Upsilon \cdot \frac{d\mathbf{u}'(t)}{dt} = -\mathbf{u}'(t) + \mathbf{W} \cdot \mathbf{v}'(t) + \mathbf{e}',$$

$$\mathbf{v}'(t) = \frac{R \cdot I_t}{N - 1} \cdot \tanh\left(\frac{\mathbf{u}'(t)}{2 \cdot V_t}\right).$$

11 Variables  $(\mathbf{W}, \mathbf{e}', t)$




## Measurements

$$\Upsilon \cdot \frac{d\mathbf{u}'(t)}{dt} = -\mathbf{u}'(t) + \mathbf{W} \cdot \mathbf{v}'(t) + \mathbf{e}',$$


$$\mathbf{v}'(t) = \frac{R \cdot I_t}{N - 1} \cdot \tanh\left(\frac{\mathbf{u}'(t)}{2 \cdot V_t}\right).$$

11 Variables ( $\mathbf{W}, \mathbf{e}', t$ )



- Slow-varying transfer function
- Equal external inputs;
- Equal weights ( $w_{ji} = 1, \forall j \neq i$ );
- No time dependence;

$$u'_j - \frac{R \cdot I_t}{(N - 1)} \cdot \sum_{\substack{i=1 \\ i \neq j}}^N \tanh\left(\frac{u'_i}{2 \cdot V_t}\right) = e'_j$$



# Conclusions

## Introduction

- ☐ Analog-Assisted Digital
- ☐ The Equalizer Example
- ☐ Transmission Model

## 4-Neurons Fully Adaptive Vector Equalizer

- ☐ Recurrent Neural Networks
- ☐ Time Domain Equalization
- ☐ BER Surfaces & Curves

## Design

- ☐ Schematic
- ☐ Layout
- ☐ Measurements

## Conclusions

- ☒ Summary
- ☒ Outlook

# Conclusions

## Summary

- Revitalize nonlinear signal processing with analog circuits.
- Vector equalization using recurrent neural networks:
  - Validation of the circuit model through simulation;
  - Key parameters for best performance.
- Novel 4-neurons fully adaptive vector equalizer:
  - Throughput:  $\sim 16$  Gbps;
  - Equalization time:  $\sim 250$  ps;
  - Power: 35 mW;
  - Integrated reset function.
- Measurements:
  - Single neuron characterization;
  - Equalizer static transfer function.
- Outlook:
  - Observe the equalizer outputs at real-time;
  - Extend the concept to complex equalization and decoding;
  - Increase the number of neurons (scalability issues).



Thank you for your attention!

## Acknowledgments

- Deutsche Forschungsgemeinschaft (DFG)
- Ulm University - Institute of Communications Engineering
- IHP, Frankfurt/Oder, Germany